Abstract-In this paper, an approach for the pad modeling of the test structure for Metal Oxide Semiconductor Field Effect Transistor (MOSFET) up to 40 GHz is presented. The approach is based on a combination of the conventional equivalent circuit model and artificial neural network (ANN). The pad capacitances and series resistors are directly obtained from EM (electromagnetic) simulation of the S parameters with different size of pad and operating frequency. The parasitic elements in the test structure can be modeled by using a sub artificial neural network (SANN). So the pad capacitances and series resistors can be regarded as functions of the dimensions of the pad structure and operating frequencies by using SANN. Good agreement between the ANN-based modeling and EM simulation results has been demonstrated. In order to remove the impact of the parasitic elements, the de-embedding procedure for MOSFET device using ANN-based pad model is also demonstrated.
INTRODUCTION
With fast growth in the radio-frequency (RF) wireless communications market, the demand for high performance but low cost RF solutions is rising. This advanced performance of MOSFET is attractive for HF circuit design in view of a system-on-a-chip realization, where digital, mixed-signal baseband, and RF transceiver blocks would be integrated on a single chip. Design RF circuits which include MOSFETs requires accurate models to describe the RF behavior of MOSFET used in the circuit. However, the MOSFET is so small that it is impossible to measure its RF behavior by placing the coplanar probes directly on the devices. A test structure with probe pads and device under test (DUT) is needed for RF measurement. Usually we measure S parameter of the test structure to obtain the RF parameters of DUT. However, the existence of probe pads significantly affects the S parameter measurement of the DUT. The pad is sensitive to the substrate effects due to its large metal plate area and limits the performance of the devices or circuits using pads [1] [2] [3] [21] [22] [23] .
In order to remove the parasitic impact of the pad, pad deembedding is needed. Three ways are followed for pad de-embedding: One is obtaining the S parameter of pad by utilizing EM simulation. Another one is measuring the S parameter of the dummy device which excludes the DUT in the test structure [4] [5] [6] . The third one is a combination of the artificial neural network technique and the equivalent circuit model which based on the physical structure [1] . Artificial neural network which is used for building complex and nonlinear relationship between a set of input and output data has widely used in RF and microwave design recently [7] [8] [9] [10] . The third method can solve the problem of quick and accurate modeling of pad. But in Ref. [1] , low loss substrate is considered and it is not applicable to silicon substrate that is used in MOSFET devices. Comparing with low loss substrate, the equivalent circuit and the pad modeling for silicon substrate are more complicated. The introduction of resistors in the equivalent circuit model will make the parameter extraction more time-consuming. Furthermore, the series resistors are frequencydependency that we must take frequency as a input parameter in the ANN model. As a result, the process of setting up ANN model for pad is more complicated than low loss substrate. The aim of this paper is to model the pad modeling of high loss substrate.
In this paper, an approach for the pad modeling of the test structure for RF MOSFET up to 40 GHz is presented. The approach is based on a combination of the conventional equivalent circuit model and artificial neural network (ANN). Each parasitic element of pad in the equivalent circuit model can be regarded as a SANN. The pad capacitances and series resistors are directly obtained from EM (electromagnetic) simulation of the S parameters with different size of pad and operating frequency. Good agreement between the ANNbased modeling and EM simulation results has been obtained.
The organization of this paper is as follows: Section 2 describes the equivalent circuit model of the pad. Section 3 introduces the artificial neural network. The ANN-based modeling technique is described in Section 4. The de-embedding procedure for MOSFET devices is demonstrated in Section 5. The conclusion is shown in Section 6.
EQUIVALENT CIRCUIT MODEL OF PAD
A typical pad profile on silicon substrate and its corresponding equivalent circuit model are shown in Figures 1(a) and (b), respectively [11] . Where C pg and C pd represent the pad capacitance of the gate and drain between the signal pad and the ground pad respectively. C pgd represents the coupling capacitance between the gate and drain pad. R pg and R pd represent the substrate loss resistance of the gate pad, the drain pad, respectively. All the parasitic elements can be determined as follows [12] :
where Y is the matrix obtained from the conversion of S parameter that is measured from pad structure. Provided that (ωR pg C pg ) 2 + 1 ≈ 1, then we can get 
From the above expression (2)- (4), we can get
where f is the frequency. For the symmetrical structure, we can get R pg = R pd and C pg = C pd .
ANN TECHNIQUE INTRODUCTION
ANN is widely used in the optimization of passive components and microwave nonlinear device modeling [13-20, 24, 25] . The most commonly used and simplest network architecture called Multilayer Perceptron Neural Network (MLPNN). A MLPNN consists of three layers: an input layer, an output layer and an intermediate or hidden layer. The neurons in the input layer only act as buffer for distributing the input signals to neurons in hidden layer. Each neuron in hidden layer sums up its input signals after weighting them. Depending on the complexity of the input response and desired output, the number of hidden layers and neurons at each layer can vary. Training a network consists of adjusting its weights using learning algorithms. It is a very powerful approach for building complex and nonlinear relationship between a set of input and output data. For this reason, artificial neural networks recently gained attention as a fast and flexible tool to microwave modeling and design. The neural network architecture used in this paper is the MLPNN. In theory, these networks can perform any complex nonlinear mapping. A typical MLPNN consists of an input layer, a hidden layer and an output layer is shown in Figure 2 . For given input x, the output of three-layer MLPNN can be computed by:
where w l ij represents the weight of the link between the jth neuron of the (l − 1)th layer and the ith neuron of the lth layer, w 3 0 and w 2 i0 represent the bias of each neuron of output and hidden layers, σ(·) is an activation function. The most commonly used hidden layer activation function is the sigmoid function given by
The ANN model is then trained to learn the relationship between input and output by using training data which is a sample of inputoutput data. The purpose of training is to determine the ANN model parameters, i.e., neural network weights w l ij , such that the ANN model predicted output best matches that of the training data. The testing data (new sample of input-output data) is used to test the accuracy of the ANN model.
ANN-BASED PAD MODELING TECHNIQUE
ANN-based microwave device modeling technique combines the conventional equivalent circuit and the artificial neural network modeling technique. Each intrinsic nonlinear circuit element can be modeled by using a SANN. The pad capacitances and series resistors are determined by different size of pad and operating frequency. So the pad capacitances and series resistors can be regarded as functions of the dimensions of the pad structure and operating frequencies by using SANN. The input parameters values of ANN are shown in Table 1 .
The pad capacitances and series resistors can be described by using SANN as follows: Figure 3 . ANN-based equivalent circuit model of pad.
where f ANN represents ANN of each element of the pad. It can be found that the pad capacitances and series resistors are functions of W , L, S, F req. The corresponding ANN-based equivalent circuit model of pad is shown in Figure 3 . The training data is obtained from Agilent ADS over a frequency range of 0 to 40 GHz by different pad dimensions. The training is conducted by using Quasi-Newton method until the difference between the training data and the output from the ANN model has reached less than 1%. 16 neurons are used in the hidden layer. Figures 4-11 show the pad capacitances and series resistors versus with width W , length L, slot S and frequency F req, respectively. Because the pad structure is symmetrical, the characteristic of C pg and R pg is identical with that of C pd and R pd . 
PAD DE-EMBEDDING TECHNIQUE FOR MOSFET
Now we consider the pad presented by SANN and DUT together as shown in Figure 12 .
In this paper, MOSFET devices are fabricated by using 0.18 µm RF CMOS technology. The test structure dimension is 250 × 350 µm 2 , with pad dimension W × L × S = 50 × 50 × 150 µm 3 .
A measurement result from a calibrated probe is the response of the device under test including parasitics associated with probe pads. Pad capacitances can not be removed by using calibration method. In order to get the DUT response from measurement, the pad parasitics must be removed. So the dummy devices are introduced. Layout patterns, one including the DUT while the other (dummy) excluding it, are fabricated on the same wafer as shown in Figure 13 . Here, we examine both pad de-embedding and probe pad layout techniques since they are closely related. Proper probe layout rules in addition to technology design rules must be followed. The pad de-embedding procedure can be summarized as follows [6] the calibration can be done using high-Q inductors or capacitors. Verification will not be correct if it is done on the standard pattern where calibration is done. This is because those patterns are already used for calibration. By using ANN-based pad de-embedding technique, the parasitic effect is removed and the result is shown in Figure 18 . From it we can see that the pad capacitances and series resistors affect more seriously to S 22 and S 12 than the magnitude of S 11 and phase and magnitude of S 21 . 
CONCLUSION
An approach of pad modeling technique based on a combination of the conventional equivalent circuit model and artificial neural network (ANN) is applied in order to investigate the pad effect to the high loss substrate on-wafer devices. Pad capacitances and series resistors for pad have been modeled by using sub artificial neural networks. Good agreement between the ANN-based modeling and EM simulated results demonstrates the validity of the pad modeling technique. Finally, the result of the pad de-embedding by using the proposed pad modeling technique is shown to demonstrate the impact of pad to MOSFET devices.
